

# CyberShield

## Intrusion Tolerant Flight Computing Through Hardware Obfuscation

---

### CySER Summer Workshop

May 26, 2023

**Chris Major**

Research Assistant, Electrical and Computer Engineering



# Types of Cybersecurity Attacks



## 6 Common Types of Cyber Attacks

01

### MALWARE

Software programs designed to damage or do unwanted actions on a computer. Common examples include: viruses, worms, trojan horses, spyware, and ransomware.

02

### PHISHING

Attacks sent via email and ask users to click on a link and enter their personal data. They include a link that directs the user to a dummy site that will steal a user's information.

03

### PASSWORD ATTACKS

Involves a third party trying to gain access to your systems by solving a user's password.

04

### DENIAL OF SERVICE ATTACKS

Attackers send high volumes of data or traffic through the network until the network becomes overloaded and can no longer function.

05

### MAN IN THE MIDDLE (MITM)

Information is obtained from the end user and the entity the user is communicating with by impersonating the endpoints in an online information exchange (i.e. connection from smartphone to website).

06

### DRIVE-BY DOWNLOADS

A program is downloaded to a user's system just by visiting the site. It doesn't require any type of action by the user to download.

# Types of Cybersecurity Attacks



## 6 Common Types of Cyber Attacks

01

### MALWARE

Software programs designed to damage or do unwanted actions on a computer. Common examples include: viruses, worms, trojan horses, spyware, and ransomware.

02

### PHISHING

Attacks sent via email and ask users to click on a link and enter their personal data. They include a link that directs a user to a dummy site that will steal a user's information.

03

### PASSWORD ATTACKS

Involves a third party trying to gain access to your systems by solving a user's password.

04

### DENIAL OF SERVICE ATTACKS

Attackers send high volumes of data or traffic through the network until the network becomes overloaded and can no longer function.

05

### MAN IN THE MIDDLE (MITM)

Information is obtained from the end user and the entity the user is communicating with by impersonating the endpoints in an online information exchange (i.e. connection from smartphone to website).


06

### DRIVE-BY DOWNLOADS

A program is downloaded to a user's system just by visiting the site. It doesn't require any type of action by the user to download.

**Inserting malicious code into the computer's program memory and tricking the processor into executing it.**



# The Malware Challenge



- The nation's cyber infrastructure consists of a massive number of **identical computer systems**.
- This **homogeneity** is advantageous because a single piece of software can be deployed across millions of systems to increase capacity.



# The Malware Challenge



However, this gives an attacker a significant advantage in terms of effort relative to system defenders by re-using their attack across numerous systems.

# The Embedded Advantage



## Personal Computers

**400M** sold in 2018.

# The Embedded Advantage



## Personal Computers

**400M** sold in 2018.



## Smart Phones

**1.5B** sold in 2018.

# The Embedded Advantage




**Personal Computers**

**400M** sold in 2018.



**Smart Phones**

**1.5B** sold in 2018.



**Embedded Computers**

**25B** sold in 2018.



# Our Approach

- Our focus is on diversifying **embedded computers** (not infrastructure).
- Embedded systems have ...
  - Smaller physical dimensions (sometimes 8-pin packages)
  - Lower Clock Frequencies (1MHz - 16MHz)
  - Smaller memories (256k to 1M)
  - Dedicated software, not general-purpose
  - Often no OS other than real-time scheduler
- Embedded systems are often **homogenous processor families**.




# Removing The Advantage



If **homogeneity** gives the attacker an advantage, **diversify the network** and **randomize the hardware**.




# Diversifying Hardware



Most computer hardware is **fixed** and takes months/years to fabricate.



There has been some prior work in the area of randomization of instructions sets in **Virtual Machines**, with promising results.






# Field Programmable Gate Arrays (FPGAs)

- FPGAs are digital logic devices that can be **configured into any computational architecture**.
  - Logic Matrix
  - Reconfigurable
- FPGAs can take advantage of **parallelism and redundancy for hardware acceleration**.
- **Commercial availability** and extensive development support make FPGAs easy to access and implement.




# Field Programmable Gate Arrays (FPGAs)



- FPGA hardware is designed using a **Hardware Description Language (HDL)**.
- Once we have a design in an HDL, we can use scripts to create versions of it with alterations.
- The HDL can be created at **compile-time**.



# Field Programmable Gate Arrays



- HDL is generated into **Real-Time Logic (RTL)**
- RTL is generated through the FPGA vendor's **synthesis and implementation suite**.
- A bitstream is generated that can translate the RTL into logic block placement within the FPGA.

# Heterogenous Cores


HDL  
Generation  
Scripts

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in    std_logic;
9   clk  : in    std_logic;
10  a    : in    std_logic_vector;
11  b    : in    std_logic_vector;
12  q    : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc:
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear_rising_edge(clk) then
31         q_s <= ('0' & signed(a)) + ('0' & signed(b));
32       end if; -- clk'd
33     end process;
34   end adding_proc;
35 end signed_adder_arch;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in    std_logic;
9   clk  : in    std_logic;
10  a    : in    std_logic_vector;
11  b    : in    std_logic_vector;
12  q    : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc:
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear_rising_edge(clk) then
31         q_s <= ('0' & signed(a)) + ('0' & signed(b));
32       end if; -- clk'd
33     end process;
34   end adding_proc;
35 end signed_adder_arch;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in    std_logic;
9   clk  : in    std_logic;
10  a    : in    std_logic_vector;
11  b    : in    std_logic_vector;
12  q    : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc:
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear_rising_edge(clk) then
31         q_s <= ('0' & signed(a)) + ('0' & signed(b));
32       end if; -- clk'd
33     end process;
34   end adding_proc;
35 end signed_adder_arch;
```

Synthesis /  
Implementation



# Heterogenous Cores

## Baseline Computer

- Original Processor
- Open-Source Doc
- Known Opcodes
- Compiler Supported


HDL  
Generation  
Scripts

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in    std_logic;
9   clk  : in    std_logic;
10  a     : in    std_logic_vector;
11  b     : in    std_logic_vector;
12  q     : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc :
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear_rising_ndp(cik) then
31         q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
32       end if; -- cik'd
33     end process;
34 end signed_adder_arch;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in    std_logic;
9   clk  : in    std_logic;
10  a     : in    std_logic_vector;
11  b     : in    std_logic_vector;
12  q     : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc :
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear_rising_ndp(cik) then
31         q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
32       end if; -- cik'd
33     end process;
34 end signed_adder_arch;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in    std_logic;
9   clk  : in    std_logic;
10  a     : in    std_logic_vector;
11  b     : in    std_logic_vector;
12  q     : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc :
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear_rising_ndp(cik) then
31         q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
32       end if; -- cik'd
33     end process;
34 end signed_adder_arch;
```

Synthesis /  
Implementation



# Heterogenous Cores

## Baseline Computer


- Original Processor
- Open-Source Doc
- Known Opcodes
- Compiler Supported

HDL  
Generation  
Scripts

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in std_logic;
9   clk  : in std_logic;
10  a    : in std_logic_vector;
11  b    : in std_logic_vector;
12  q    : out std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc:
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear Rising_ndp(cik) then
31         q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
32       end if; -- cik'd
33     end process;
34   end signed_adder_arch;
35
36 1 library ieee;
37 use ieee.std_logic_1164.all;
38 use ieee.numeric_std.all;
39
40 entity signed_adder is
41 port
42 (
43   aclr : in std_logic;
44   clk  : in std_logic;
45   a    : in std_logic_vector;
46   b    : in std_logic_vector;
47   q    : out std_logic_vector
48 );
49 end signed_adder;
50
51 architecture signed_adder_arch of signed_adder is
52   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
53
54 begin -- architecture
55   assert(a'length >= b'length)
56     report "Port A must be the longer vector if different sizes!"
57     severity FAILURE;
58   q <= std_logic_vector(q_s);
59
60   adding_proc:
61   process (aclr, clk)
62   begin
63     if (aclr = '1') then
64       q_s <= (others => '0');
65       clear Rising_ndp(cik) then
66         q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
67       end if; -- cik'd
68     end process;
69   end signed_adder_arch;
70
71 1 library ieee;
72 use ieee.std_logic_1164.all;
73 use ieee.numeric_std.all;
74
75 entity signed_adder is
76 port
77 (
78   aclr : in std_logic;
79   clk  : in std_logic;
80   a    : in std_logic_vector;
81   b    : in std_logic_vector;
82   q    : out std_logic_vector
83 );
84 end signed_adder;
85
86 architecture signed_adder_arch of signed_adder is
87   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
88
89 begin -- architecture
90   assert(a'length >= b'length)
91     report "Port A must be the longer vector if different sizes!"
92     severity FAILURE;
93   q <= std_logic_vector(q_s);
94
95   adding_proc:
96   process (aclr, clk)
97   begin
98     if (aclr = '1') then
99       q_s <= (others => '0');
100      clear Rising_ndp(cik) then
101        q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
102      end if; -- cik'd
103    end process;
104  end signed_adder_arch;
```

We can create copies of the baseline computer with different instruction opcodes before synthesis.

Synthesis /  
Implementation



# Heterogenous Cores

## Baseline Computer


- Original Processor
- Open-Source Doc
- Known Opcodes
- Compiler Supported

HDL  
Generation  
Scripts

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6   port (
7     aclr : in std_logic;
8     clk  : in std_logic;
9     a    : in std_logic_vector;
10    b    : in std_logic_vector;
11    q    : out std_logic_vector
12  );
13 end signed_adder;
14
15 architecture signed_adder_arch of signed_adder is
16   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
17
18 begin
19   -- architecture
20   assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23   q <= std_logic_vector(q_s);
24
25   adding_proc:
26   process (aclr, clk)
27   begin
28     if (aclr = '1') then
29       q_s <= (others => '0');
30       clear Rising_ndp(clk) then
31         q_s <= ('0' & assigned(a)) + ('0' & assigned(b));
32       end if; -- clk'd
33     end process;
34 end signed_adder_arch;
```

We can create copies of the baseline computer with different instruction opcodes before synthesis.


Synthesis /  
Implementation




This results in “functionally equivalent, heterogeneous cores” on the FPGA that run as a redundant system.



# Heterogenous Cores





# Heterogenous Cores



# Heterogenous Cores


The computers with randomized opcodes don't recognize the malware.

We can either throw an exception or run a pre-defined routine to remove the malware.



A Malware attack will insert execution binaries into each of the 3x cores' program memory on the FPGA.


Synthesis /  
Implementation



But since the attacker compiled the malware for the publicly-available Baseline computer's opcodes, it is the only one that executes the malware.


# The CyberShield Concept

- Compile-time creation of obfuscated computing hardware.



# The CyberShield Concept


- Compile-time creation of obfuscated computing hardware.
- But what if the attacker guesses our instruction codes?






# The CyberShield Concept

- Compile-time creation of obfuscated computing hardware.
- But what if the attacker guesses our instruction codes?
- What if we had **TWO** sets of different instruction code assignments?




# The CyberShield Concept

- Compile-time creation of obfuscated computing hardware.
- But what if the attacker guesses our instruction codes?
- What if we had **TWO** sets of different instruction code assignments?
- Then we could compare opcodes between the computers and if they are ever the SAME, it is malware.




# The CyberShield Concept

- Compile-time creation of obfuscated computing hardware.
- But what if the attacker guesses our instruction codes?
- What if we had **TWO** sets of different instruction code assignments?
- Then we could compare opcodes between the computers and if they are ever the SAME, it is malware.



# The CyberShield Concept

- Compile-time creation of obfuscated computing hardware.
- But what if the attacker guesses our instruction codes?
- What if we had **TWO** sets of different instruction code assignments?
- Then we could compare opcodes between the computers and if they are ever the SAME, it is malware.
- We could add **MULTIPLE** sets of instruction codes to **MULTIPLE** computers.



# The CyberShield Concept

- Why add more than two computing cores?
- That's the flight computing component.



# The CyberShield Concept

- Why add more than two computing cores?
- That's the flight computing component.



UAS (RIS GPS OCX)



USA (RMD Patriot)



Missiles (RMD Patriot)

# The CyberShield Concept

- Why add more than two computing cores?
- That's the flight computing component.





UAS (RIS GPS OCX)



USA (RMD Patriot)







Missiles (RMD Patriot)







# Spaceflight Computing

MSU has a history of building and deploying space computers.




# The RadPC Architecture



RadPC combines **reconfigurable logic** and **redundancy mechanisms** to protect program execution from radiation faults





## RadPC in Space

Timeline of RadPC missions and demonstrations




# RadPC – Flight Heritage

- RadPC has extensive mission history and **flight heritage**.
  - 8 high altitude balloons
  - 2 sounding rockets
  - 3 International Space Station missions
  - 2 Cubesat satellites
  - 1 upcoming lunar mission
- Flight heritage determines the aerospace/defense industry's **confidence in implementing hardware and software**.



# Fault Resilience

- What is the connection between **space radiation** and **malware**?



# Fault Resilience


- What is the connection between **space radiation** and **malware**?
  - Unexpected error injection
  - Manipulation of program data
  - Mitigation through redundancy






# CyberShield + RadPC

- How do we leverage RadPC's fault recovery mechanisms?




# CyberShield + RadPC

- How do we leverage RadPC's fault recovery mechanisms?
  - Use the **Quad Modular Redundancy (QMR)** standard from RadPC to create 4 cores.
  - Ensure each core only understands its own opcodes.
  - Add a **voting mechanism** to determine which core has been attacked.
  - Add a **recovery mechanism** to refresh the faulted core in hardware.






# Malware Recovery Demonstration



# Within The Memory Map ...

## Program Vulnerabilities (Classic Buffer Overflow Attack)

```
while(1){  
    for(index=0xFFFF;index!=0;index--){  
        _NOP();  
    }  
    temp = RXBUF[0];  
    if(temp == '1'){  
        set_angle = 47;  
    }else if (temp=='2'){  
        set_angle = 79;  
    }else{  
        set_angle = 61;  
    }  
    if(rx_index == 1){  
        rx_index=0;  
    }  
    temp = decode_array[P1IN];  
  
    if(temp<set_angle){  
        P2OUT &=~(BIT2); //enable stepper motor  
        P2OUT |= (BIT1); //set direction  
        P2OUT &=~(BIT5); //set direction  
        temp = set_angle-temp;  
    }else if (temp>set_angle){  
        P2OUT &=~(BIT2); //enable stepper motor  
        P2OUT &=~(BIT1); //set direction  
        P2OUT |= (BIT5); //set direction  
        temp = temp-set_angle;  
    }else{  
        P2OUT |=BIT2; //Disable stepper motor  
    }  
    frequency = 4000 - 63*(temp);  
}  
  
#pragma vector = TIMER0_B0_VECTOR;  
interrupt void Timer_ISR(){  
    TB0CCR0+=frequency;  
    P2OUT ^=BIT4;  
    //frequency+=1;  
    TB0CCTL0 &=~ CCIFG;  
    // TB0CCTL0  
}  
  
// Service UART  
#pragma vector = EUSCI_A1_VECTOR  
__interrupt void ISR_EUSCI_A1(void) {  
    RXBUF[rx_index++] = UCA1RXBUF;  
    UCA1IFG &= ~UCRXIFG;  
}
```



# Within The Memory Map ...

## Program Vulnerabilities (Classic Buffer Overflow Attack)


```
while(1){
  for(index=0xFFFF;index!=0;index--){
    _NOP();
  }
  temp = RXBUF[0];
  if(temp == '1'){
    set_angle = 47;
  }else if (temp=='2'){
    set_angle = 79;
  }else{
    set_angle = 61;
  }
  if(rx_index == 1){
    rx_index=0;
  }
  temp = decode_array[P1IN];

  if(temp<set_angle){
    P2OUT &=~(BIT2); //enable stepper motor
    P2OUT |= (BIT1); //set direction
    P2OUT &=~(BIT5); //set direction
    temp = set_angle-temp;
  }else if (temp>set_angle){
    P2OUT &=~(BIT2); //enable stepper motor
    P2OUT &=~(BIT1); //set direction
    P2OUT |= (BIT5); //set direction
    temp = temp-set_angle;
  }else{
    P2OUT |= BIT2; //Disable stepper motor
  }
  frequency = 4000 - 63*(temp);
}

#pragma vector = TIMER0_B0_VECTOR;
interrupt void Timer_ISR(){
  TB0CCR0+=frequency;
  P2OUT ^=BIT4;
  //frequency+=1;
  TB0CCTL0 &=~ CCIFG;
  // TB0CCTL0
}

// Service UART
#pragma vector = UART0_VECTOR;
interrupt void UART_ISR(){
  RXBUF[rx_index++] = UCRXIFG;
  UCA1IFG &= ~UCRXIFG;
}
```

**Address** **Data** **Memory**  
**x2000**



**Global Variables**

**Stack**

1. When user sends new setpoint over UART, an IRQ triggers, stacks return address, and retrieves new value for RXBUF.

# Within The Memory Map ...

## Program Vulnerabilities (Classic Buffer Overflow Attack)


```
while(1){  
    for(index=0xFFFF;index!=0;index--){  
        _NOP();  
    }  
    temp = RXBUF;  
    if(temp == 0){  
        set_angle = 0;  
    }else if (temp == 1){  
        set_angle = 7;  
    }else{  
        set_angle = 61;  
    }  
    if(rx_index == 0){  
        rx_index = 0;  
    }  
    temp = decode_array[index];  
    if(temp < set_angle){  
        P2OUT &=~(BIT2);  
        P2OUT |= (BIT1); //set direction  
        P2OUT &=~(BIT5); //set direction  
        temp = set_angle - temp;  
    }else if (temp > set_angle){  
        P2OUT &=~(BIT2); //enable stepper motor  
        P2OUT &=~(BIT1); //set direction  
        P2OUT |= (BIT5); //set direction  
        temp = temp - set_angle;  
    }else{  
        P2OUT |= BIT2; //Disable stepper motor  
    }  
    frequency = 4000 - 63*(temp);  
}  
  
#pragma vector = TIMER0_B0_VECTOR;  
interrupt void Timer_ISR(){  
    TB0CCR0+=frequency;  
    P2OUT ^=BIT4;  
    //frequency+=1;  
    TB0CCTL0 &=~ CCFG;  
    // TB0CCTL0  
}  
  
// Service UART  
#pragma vector = UART0_VECTOR;  
interrupt void UART_ISR(){  
    RXBUF[rx_index++] = UCRXIFG;  
    UCA1IFG &= ~UCRXIFG;  
}
```

2. But the developer introduced a vulnerability by adding a delay loop in the main program to allow the UART to complete before resetting the input buffer size back to 0.

1. When user sends new setpoint over UART, an IRQ triggers, stacks return address, and retrieves new value for RXBUF.

### Address Data Memory

x2000



Global Variables

Stack

x3000



# Within The Memory Map ...

## Program Vulnerabilities (Classic Buffer Overflow Attack)

```
while(1){  
    for(index=0xFFFF;index!=0;index--){  
        _NOP();  
    }  
    temp = RXBUF;  
    if(temp == 0){  
        set_angle = 0;  
    }else if (temp == 1){  
        set_angle = 7;  
    }else{  
        set_angle = 61;  
    }  
    if(rx_index == 0){  
        rx_index = 0;  
    }  
    temp = decode_angle;  
    if(temp < set_angle){  
        P2OUT &= ~(BIT2);  
        P2OUT |= (BIT1); //set direction  
        temp = set_angle - temp;  
    }else if (temp > set_angle){  
        P2OUT &= (BIT2);  
        P2OUT |= (BIT1); //set direction  
        temp = set_angle - temp;  
    }else if (temp == set_angle){  
        //frequency  
        TB0CCR0 += 1;  
        P2OUT ^= BIT0;  
        TB0CTL0 &= ~UCR1IFG;  
    }  
}  
  
// Service UART  
#pragma vector = UART0_VECTOR  
__interrupt void UART0_ISR(void){  
    RXBUF[rx_index++] = UCR1RXIFG;  
    UCR1IFG &= ~UCR1IFG;  
}
```


2. But the developer introduced a vulnerability by adding a delay loop in the main program to allow the UART to complete before resetting the input buffer size back to 0.

3. This allows the attacker to stream in malicious code and replace the correct ISR return address.

1. When user sends new setpoint over UART, an IRQ triggers, stacks return address, and retrieves new value for RXBUF.

### Address Data Memory

x2000



Global Variables

Stack

x3000



# Within The Memory Map ...

## Program Vulnerabilities (Classic Buffer Overflow Attack)

Address Data Memory

x2000

Global Variables

Stack

x3000

2. But the developer introduced a vulnerability by adding a delay loop in the main program to allow the UART to complete before resetting the input buffer size back to 0.

3. This allows the attacker to stream in malicious code and replace the correct ISR return address.

1. When user sends new setpoint over UART, an IRQ triggers, stacks return address, and retrieves new value for RXBUF.

```
while(1){  
    for(index=0xFFFF;index!=0;index--){  
        _NOP();  
    }  
    temp = RXBUF;  
    if(temp == 0){  
        set_angle = 0;  
    }else if (temp == 1){  
        set_angle = 7;  
    }else{  
        set_angle = 61;  
    }  
    if(rx_index == 0){  
        rx_index = 0;  
    }  
    temp = decode_angle;  
    if(temp < set_angle){  
        P2OUT &= ~(BIT2);  
        P2OUT |= (BIT1); //set direction  
        temp = set_angle - temp;  
    }else if (temp > set_angle){  
        P2OUT &= ~(BIT1);  
        P2OUT |= (BIT2);  
        temp = set_angle - temp;  
    }  
    // frequency  
    TB0CCR0 += temp;  
    // frequency  
    TB0CTL0 &= ~UCR1IFG;  
    // Service UART  
    #pragma vector = USCI0RX_VECTOR  
    __interrupt__  
    RXBUF[rx_index++] = UCR1RXIFG;  
    UCR1IFG &= ~UCR1IFG;  
}
```


# Redundancy Advantage

- Each CPU's memory has the **exact same malware opcodes** ...

CPU 00	CPU 01	CPU 02	CPU 03
decode_array	decode_array	decode_array	decode_array
frequency	frequency	frequency	frequency
Bad Set Angle	???	???	???
rx_index	rx_index	rx_index	rx_index
NOP	???	???	???
NOP	???	???	???
NOP	???	???	???
Malware	???	???	???
Malware	???	???	???
Malware	???	???	???
Malware	???	???	???
NOP	???	???	???
NOP	???	???	???
NOP	???	???	???
New ISR Return Addr	New ISR Return Addr	New ISR Return Addr	New ISR Return Addr

# Redundancy Advantage


- ... but only **one core** can actually run the malware.




# Redundancy Advantage

- So what kind of processor core should be used for this strategy?

**CPU 00**




**CPU 01**



**CPU 02**



**CPU 03**




# MSP430

- The **MSP430** is a 16-bit microcontroller provided by Texas Instruments.
- The opcodes are widely available due to public documentation.
- The processor's functions are proprietary and difficult to replicate without insider access.
- No open-source softcore versions for FPGAs exist.




# LaunchPad with MSP430G2452







# The RISC-V Processor

- RISC-V is an **open-source Industry Standard Architecture (ISA)**.
- Base form is a 32-bit integer-based core (**RV32I**).
- RISC-V cores can be implemented onto FPGAs with **easy access to signals**.
- A design must conform to the RISC-V ISA to be considered functional.




# Our RISC-V HDL Core

- RISC-V RV32I ISA
  - 32-bit registers
  - Integer Operations
- VHDL Components
- 4k IMEM, 4k DMEM
- 2 GPIO, 2 UART, 2 SPI




# Software Development

- The **RV32I compiler** is provided by the RISC-V Collaboration
- Our custom **Makefile** compiles C into binaries, then exports binaries to VHDL.
- Minimal standard libraries are currently supported (stdint.h) in the CyberShield system.




# Image Processing Demonstration





# Image Processing Demonstration

- We use the **RISC-V** architecture to process an image from a camera.
- A **UART command** specifies if the screen should show the image or the edge detected version.
- The UART is our **attack vector** for our buffer overflow attack.
- Each processor core has **different opcodes** but the same attack vector.



# Demonstration Video



# Questions?

